Getting Started With TVM¶

../_images/sphx_glr_introduction_thumb.png

../_images/sphx_glr_install_thumb.png

Installing TVM¶

../_images/sphx_glr_tvmc_command_line_driver_thumb.png

Compiling and Optimizing a Model with TVMC¶

../_images/sphx_glr_auto_tuning_with_python_thumb.png

Compiling and Optimizing a Model with the Python AutoScheduler¶

../_images/sphx_glr_tensor_expr_get_started_thumb.png

Working with Operators Using Tensor Expressions¶

../_images/sphx_glr_autotvm_matmul_thumb.png

Optimizing Operators with Templates and AutoTVM¶

../_images/sphx_glr_cross_compilation_and_rpc_thumb.png

Cross Compilation and RPC¶

../_images/sphx_glr_relay_quick_start_thumb.png

Quick Start Tutorial for Compiling Deep Learning Models¶

../_images/sphx_glr_tune_matmul_x86_thumb.png

Optimizing Operators with Auto-scheduling¶

Tensor Expression and Schedules¶

../_images/sphx_glr_schedule_primitives_thumb.png

Schedule Primitives in TVM¶

../_images/sphx_glr_intrin_math_thumb.png

Intrinsics and Math Functions¶

../_images/sphx_glr_scan_thumb.png

Scan and Recurrent Kernel¶

../_images/sphx_glr_extern_op_thumb.png

External Tensor Functions¶

../_images/sphx_glr_tensorize_thumb.png

Use Tensorize to Leverage Hardware Intrinsics¶

../_images/sphx_glr_tuple_inputs_thumb.png

Compute and Reduce with Tuple Inputs¶

../_images/sphx_glr_tedd_thumb.png

Use Tensor Expression Debug Display (TEDD) for Visualization¶

../_images/sphx_glr_reduction_thumb.png

Optimize Tensor Operators¶

../_images/sphx_glr_opt_gemm_thumb.png

How to optimize GEMM on CPU¶

../_images/sphx_glr_opt_conv_cuda_thumb.png

How to optimize convolution on GPU¶

../_images/sphx_glr_opt_conv_tensorcore_thumb.png

How to optimize convolution using TensorCores¶

AutoTVM : Template-based Auto Tuning¶

../_images/sphx_glr_tune_conv2d_cuda_thumb.png

Tuning High Performance Convolution on NVIDIA GPUs¶

../_images/sphx_glr_tune_relay_cuda_thumb.png

Auto-tuning a Convolutional Network for NVIDIA GPU¶

../_images/sphx_glr_tune_relay_x86_thumb.png

Auto-tuning a Convolutional Network for x86 CPU¶

../_images/sphx_glr_tune_relay_arm_thumb.png

Auto-tuning a Convolutional Network for ARM CPU¶

../_images/sphx_glr_tune_relay_mobile_gpu_thumb.png

Auto-tuning a Convolutional Network for Mobile GPU¶

AutoScheduler : Template-free Auto Scheduling¶

../_images/sphx_glr_tune_conv2d_layer_cuda_thumb.png

Auto-scheduling a Convolution Layer for GPU¶

../_images/sphx_glr_tune_network_x86_thumb.png

Auto-scheduling a Neural Network for x86 CPU¶

../_images/sphx_glr_tune_network_cuda_thumb.png

Auto-scheduling a Neural Network for NVIDIA GPU¶

../_images/sphx_glr_tune_network_arm_thumb.png

Auto-scheduling a Neural Network for ARM CPU¶

../_images/sphx_glr_tune_network_mali_thumb.png

Auto-scheduling a Neural Network for mali GPU¶

../_images/sphx_glr_tune_sparse_x86_thumb.png

Auto-scheduling Sparse Matrix Multiplication on CPU with Custom Sketch Rule¶

Developer Tutorials¶

../_images/sphx_glr_low_level_custom_pass_thumb.png

Writing a Customized Pass¶

../_images/sphx_glr_use_pass_infra_thumb.png

How to Use TVM Pass Infra¶

../_images/sphx_glr_bring_your_own_datatypes_thumb.png

Bring Your Own Datatypes to TVM¶

TOPI: TVM Operator Inventory¶

../_images/sphx_glr_intro_topi_thumb.png

Introduction to TOPI¶

microTVM¶

../_images/sphx_glr_micro_reference_vm_thumb.png

microTVM Reference Virtual Machines¶

../_images/sphx_glr_micro_tflite_thumb.png

microTVM with TFLite Models¶

Gallery generated by Sphinx-Gallery