tvm_tirx.backend.cuda.op#
CUDA, PTX, and NVSHMEM TIR intrinsic builders.
Classes#
|
Static options carried by |
Static options carried by |
|
|
Fixed options for |
Functions#
|
Create an NVIDIA IKET marker annotation. |
|
Create an NVIDIA IKET token-range start annotation. |
|
Create an NVIDIA IKET token-range end annotation. |
|
Create an NVIDIA IKET stack-range push annotation. |
|
Create an NVIDIA IKET official range-end event. |
|
Call a CUDA function with its source code as the final operand. |
|
Warp-level butterfly shuffle-XOR reduction. |
|
Convenience wrapper: |
|
Convenience wrapper: |
|
Convenience wrapper: |
|
CTA-wide reduction via warp shuffle + shared memory. |
|
Convenience wrapper: |
|
Convenience wrapper: |
|
Convenience wrapper: |
|
Read the global word at |
|
Fold element offsets into the raw cp.async pointer operands. |
|
TVM intrinsic to tvm instrinsics to fetch PTX pre-defined registers |
|
Construct legacy MMA with element offsets and an optional bit operator. |
|
TVM intrinsic for tensor core bmma_sync operators |
|
Store the result of PTX MMA into a destination pointer. |
|
Zero-initialize an MMA accumulation register. |
|
Load a matrix with explicit pointer and element-offset operands. |
|
TVM intrinsic to create instruction descriptor for tcgen05 MMA without block scaling |
TVM intrinsic to create instruction descriptor for tcgen05 MMA with block scaling |
|
|
TVM intrinsic for initializing the CUDA profiler, and store profiling result in a buffer. |
|
TVM intrinsic for starting the timer for profiling a specific event, and storing profiling result in a buffer. |
|
TVM intrinsic for ending the timer for profiling a specific event, and storing profiling result in a buffer. |
|
TVM intrinsic for finalizing the CUDA profiler, and store profiling result in a buffer. |
|
TVM intrinsic to call cuda atomic add instruction |
Return the SM100 2SM leader CTA shared-address operand. |
|
|
TVM intrinsic to call cuda atomic cas instruction |
|
TVM intrinsic to call nvshmem_my_pe() |
|
TVM intrinsic to call nvshmem_n_pes() |
|
TVM intrinsic to call nvshmem_getmem_nbi() |
|
TVM intrinsic to call nvshmem_putmem_nbi() |
|
TVM intrinsic to call nvshmem_getmem_nbi_warp() |
|
TVM intrinsic to call nvshmem_putmem_nbi_warp() |
|
TVM intrinsic to call nvshmem_getmem_nbi_block() |
|
TVM intrinsic to call nvshmem_putmem_nbi_block() |
|
TVM intrinsic to call nvshmem_signal_op() |
|
TVM intrinsic to call nvshmem_wait_until() |
|
TVM intrinsic to call nvshmem_quiet() |
|
TVM intrinsic to call nvshmem_putmem_signal_nbi() |
|
TVM intrinsic to call nvshmem_putmem_signal_nbi_warp() |
|
TVM intrinsic to call nvshmem_putmem_signal_nbi_block() |
|
TVM intrinsic to call nvshmem_fence() |
|
TVM intrinsic to call nvshmem_barrier_all() |
|
Encode a tiled tensor map using runtime pointers and shape operands. |
|
Construct a call to tirx.cuda.any_sync. |
|
Construct a call to tirx.cuda.ballot_sync. |
|
Construct a call to tirx.cuda.bfloat1622float2. |
|
Construct a call to tirx.cuda.bfloat162float. |
|
Construct a call to tirx.cuda.block_dim. |
|
Construct a call to tirx.cuda.block_idx. |
|
Construct a call to tirx.cuda.clock64. |
|
Construct a call to tirx.cuda.cluster_cta_id. |
|
Construct a call to tirx.cuda.cluster_dim. |
|
Construct a call to tirx.cuda.cluster_id. |
|
Construct a call to tirx.cuda.cluster_sync. |
|
Construct a call to tirx.cuda.cta_pair_id. |
|
Construct a call to tirx.cuda.cta_sync. |
|
Construct a call to tirx.cuda.cvta_generic_to_shared. |
|
Construct a call to tirx.cuda.decl_tmem. |
|
Construct a call to tirx.cuda.elect_sync. |
|
Construct a call to tirx.cuda.fadd2_rn. |
|
Construct a call to tirx.cuda.fdividef. |
|
Construct a call to tirx.cuda.ffs_u32. |
|
Construct a call to tirx.cuda.float22bfloat162_rn. |
|
Construct a call to tirx.cuda.float22bfloat162_rn_from_float2. |
|
Construct a call to tirx.cuda.float22half2. |
|
Construct a call to tirx.cuda.float2_x. |
|
Construct a call to tirx.cuda.float2_y. |
|
Construct a call to tirx.cuda.float8tohalf8. |
|
Construct a call to tirx.cuda.float_as_uint. |
|
Construct a call to tirx.cuda.fmul2_rn. |
|
Construct a call to tirx.cuda.fp8x4_e4m3_from_float4. |
|
Construct a call to tirx.cuda.get_tmem_addr. |
|
Construct a call to tirx.cuda.grid_dim. |
|
Construct a call to tirx.cuda.grid_sync. |
|
Construct a call to tirx.cuda.half2float. |
|
Construct a call to tirx.cuda.half8tofloat8. |
|
Construct a call to tirx.cuda.hmax2. |
|
Construct a call to tirx.cuda.hmin2. |
|
Construct a call to tirx.cuda.iket_range_pop. |
|
Construct a call to tirx.cuda.iket_sentinel_token. |
|
Construct a call to tirx.cuda.lane_id. |
|
Construct a call to tirx.cuda.linear_thread_id. |
|
Construct a call to tirx.cuda.make_float2. |
|
Construct a call to tirx.cuda.mbarrier_wait. |
|
Construct a call to tirx.cuda.mbarrier_wait_acquire_cluster. |
|
Construct a call to tirx.cuda.nano_sleep. |
|
Construct a call to tirx.cuda.printf. |
|
Construct a call to tirx.cuda.reduce_add_sync_u32. |
|
Construct a call to tirx.cuda.reduce_min_sync_u32. |
|
Construct a call to tirx.cuda.runtime_instr_desc. |
|
Construct a call to tirx.cuda.smem_addr_from_uint64. |
|
Construct a call to tirx.cuda.syncthreads_and. |
|
Construct a call to tirx.cuda.syncthreads_or. |
|
Construct a call to tirx.cuda.tcgen05_encode_matrix_descriptor. |
|
Construct a call to tirx.cuda.thread_fence. |
|
Construct a call to tirx.cuda.thread_idx. |
|
Construct a call to tirx.cuda.thread_in_warpgroup. |
|
Construct a call to tirx.cuda.thread_rank. |
|
Construct a call to tirx.cuda.trap_when_assert_failed. |
|
Construct a call to tirx.cuda.uint_as_float. |
|
Construct a call to tirx.cuda.warp_id. |
|
Construct a call to tirx.cuda.warp_in_warpgroup. |
|
Construct a call to tirx.cuda.warp_sync. |
|
Construct a call to tirx.cuda.warpgroup_id. |
|
Construct a call to tirx.cuda.warpgroup_sync. |
|
Construct a call to tirx.cuda.wgmma_encode_matrix_descriptor. |
|
Construct a call to tirx.cuda.wgmma_noop_barrier. |